MoSys readies 65nm embedded memory IP

August 7, 2006 – MoSys Inc., a provider of high-density system-on-chip (SoC) embedded memory technology IP, says it has completed the basic R&D phase for porting its 1T-SRAM embedded memory to 65nm semiconductor manufacturing processes.

The company said it has initiated macro design work to move the designs into high-volume consumer SoCs, and signed a license and royalty agreement with a “major” IDM in 2Q. Design work also has begun on 65nm implementations of MoSys’ preconfigured Classic Macro product line with leading pure-play foundries, the company added.

“The density and power advantages of our 1T-SRAM technology continue to improve as we scale to smaller geometries like 65nm,” stated CEO Chet Silvestri.


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.