Mentor Graphics Markets Partition-free Formal Verification for SoC Designs.

Wilsonville, Oregon—May 1, 2000— Mentor Graphics Corp. announced FormalPro equivalence checker, a formal verification technology of multimillion-gate system-on-chip designs that avoids the time-drain and cost pitfalls of using design partitioning.

By Lisa Nadile


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.