SANTA CLARA, Calif.—June 1, 2000—Fujitsu Microelectronics is now developing a 0.11-µm gate length (0.07 Leff) ASIC process, which it expects to have ready by the third quarter of next year.
By PennNet Staff
SANTA CLARA, Calif.—June 1, 2000—Fujitsu Microelectronics is now developing a 0.11-µm gate length (0.07 Leff) ASIC process, which it expects to have ready by the third quarter of next year.
By PennNet Staff
Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.