Fujitsu, Cadence target SoC design speeds

August 4, 2004 – Fujitsu Limited and Cadence Design Systems in Japan have agreed to create advanced system-on-chip (SoC) design environments targeting process technologies of 130nm and below.

The deal involves deploying tens of thousands of Cadence licenses and new methodology for “physical prototyping” (aka silicon virtual prototyping) to the worldwide Fujitsu Group and all of its design centers. The partnership also allows for joint development of methodologies merging design and rpocess technologies, as well as expansion of business opportunities in the US and China, the companies stated.


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.