Memory Test System

The T5761/T5761ES, for NAND flash memory wafer- and package-level test, was created to address efficiency and cost issues with testing NAND components in consumer devices, such as digital cameras. Based on tester-per-site architecture, the systems are said to maximize efficiency at each stage of NAND test. A 512-device parallel test capacity increases throughput over previous generations.


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.