ARM and Cadence Design Systems, Inc. (NASDAQ: CDNS) announced the availability of the first in a series of combined solutions enabling designers to improve performance, power and time-to-market for ARM® Cortex-A series processor-based system-on-chips (SoCs).  The initial solution optimizes ARM POP™ intellectual property (IP) technology, using the Cadence Encounter digital platform, for the Cortex-A9 processor on the TSMC 40LP process, including ultra low threshold voltage (uLVT).  The resulting solution is available for license from ARM to accelerate the implementation of ARM processors.

POP IP (processor optimization pack IP, not to be confused with Package-on-Package technology) is comprised of core-hardening acceleration technology that incorporates the latest ARM advanced physical IP to achieve leading power, performance and area (PPA) metrics. In the combined solution, the POP IP is tightly coupled to Cadence Encounter RTL-to-GDSII technologies, including RTL Compiler-Physical and the breakthrough clock concurrent optimization (CCOpt) design technology.

Extending to TSMC 28HPM, the ARM-Cadence collaboration includes single, dual and quad-core implementations of Cortex-A9 and Cortex-A15 processors. 

“As customers face ever-increasing pressure to achieve specific power and performance numbers, our early engagement with Cadence helps ensure that customers choosing our POP IP solutions can achieve higher performance at a lower power than previously available,” said Dr. John Heinlein, vice president of marketing, Physical IP Division at ARM.

POP solutions are comprised of three critical elements necessary to achieve an optimized ARM processor implementation. First, it contains ARM’s Artisan physical IP standard cell logic and memory cache instances that are specifically tuned for a given ARM processor and foundry technology. Second, it includes a comprehensive benchmarking report to document the exact conditions and results ARM achieved for the processor implementation across an envelope of configuration and design targets. Finally, it includes the detailed implementation knowledge including floor plans, scripts, design utilities and a POP Implementation Guide, which enables the end customer to achieve similar results quickly and with lower risk.

The Cadence Encounter RTL-to-GDSII flow helps design teams optimize power, performance, and area for the world’s most advanced high-performance, energy-efficient ARM processor-based designs. The integrated Cadence flow includes Encounter RTL Compiler, Encounter Digital Implementation System, and signoff-proven Cadence QRC Extraction, and Encounter Timing System. In addition, the CCOpt technology unifies clock tree synthesis with logic/physical optimization resulting in significant power, performance and area improvements.