Cadence delivers foundry-enabled in-design and signoff lithography simulation integration with ASML

Cadence Design Systems, Inc. (NASDAQ:  CDNS) today announced the Cadence Litho Physical Analyzer (LPA) Production Lithography Unified Solution (PLUS) developed in partnership with ASML, which seamlessly provides foundry-enabled lithography simulation capabilities during chip design implementation and signoff. Cadence LPA PLUS enables engineers to detect lithography hotspots during design implementation and physical signoff and automatically fix them in Cadence design platforms. As a result, designers can improve design reliability and yield, while also accelerating time to market and yield ramp-up of their products.

Cadence LPA PLUS enables engineers to predict and optimize the manufacturability and printability of their designs using a production simulation model and optical proximity correction (OPC) technique from ASML prior to tapeout. This ensures the efficient delivery of high-quality designs that function as intended. In addition, this technology is integrated with the Cadence Virtuoso® environment and Innovus™ Implementation System, providing a simple way to detect and fix printability hotspots during implementation, thereby further optimizing design manufacturability and yield.

Cadence and ASML developed the LPA PLUS to address the most complex design for manufacturing (DFM) requirements for advanced nodes that industry ecosystem partners demand. Furthermore, the Cadence LPA PLUS solution, validated by imec for advanced node designs, is readily accessible from the designer’s desktop, giving the designer greater control over manufacturability optimization while reducing foundry iterations.

“At advanced nodes, bridging the gap between design and manufacturing is imperative,” said Christophe Fouquet, executive vice president of applications at ASML. “We recognized that the Cadence design solution provided the optimal platform to bring manufacturing awareness to designers. The powerful combination of ASML Brion computational lithography technology and Cadence LPA brings together best-in-class technologies that fill that gap.”

“With Cadence LPA PLUS, engineering teams can simulate the manufacturability of their design at any time during implementation and signoff so they can accelerate time to market,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. “By working closely with ASML and imec, we’re enabling customers to take control of their design intent, reliability and yield.”

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.