The new DARPA program “CHIPS”

BY DR. PHIL GARROU, Contributing Editor

The research wing of the Defense Department, otherwise known as DARPA, put out a broad agency announcement in Sept 2016 for a program called “Common Heterogeneous Integration and IP Reuse Strategies with the same acronym, CHIPS [BAA-16-62] with an anticipated funding level of ~ $70MM. Multiple award are expected. Final proposal due date was Dec 16th and the estimated start date was reported to be ~ 4 months after proposal submission. The program is being run by Dr. Dan Green in MTO (Microsystems Technology Office).

Pay attention to this program because it has the possibility of creating a paradigm shift in how electronics are done today. The goal is to lower cost and decrease turnaround time for military electronics, but design flows that will be created could have major impact on the industry as a whole. As I’ve said recently, with the end of Moore’s Law, we are searching for high impact alternatives and this just may be it.

As the BAA describes it, DARPA expects participants to “…leverage existing designs that would benefit from translation to a modular framework (FIGURE 1) in order to enable reuse of captive IP, include commercial IP, or allow faster redesign and update cycles.” A key feature of CHIPS is the establishment of standard interfaces to promote the reusability and interchange- ability of modular circuit functional blocks or chiplets (FIGURE 2). In the first phase of the program the community will “converge on a limited number of interface standards that are broadly useful”

Screen Shot 2017-04-21 at 12.42.20 PM Screen Shot 2017-04-21 at 12.42.27 PM

CHIPS consists of 3 technical areas (TA1) focused on modular digital designs; (TA2) focused on modular analog design and (TA3) focused on supporting technologies.

SoC (system on chip) technology has been driving the industry for several decades as further functions were implemented on chip. We are now looking at a reversal of this process. DARPA called it “dis-aggregation.” I prefer to call it “disintegration”. Once in place it will allow you to replace only functions that need to be upgraded and not have to redesign and remanufacture the whole SoC chip. Whatever you want to call it, it looks like exciting times are ahead.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.