Testing more die in parallel reduces test costs for IC manufacturers through increased throughput on existing capital equipment, said Igor Khandros, CEO at FormFactor. The company’s proprietary wafer probe card architecture and technologies enable reportedly robust cards at high pin counts, testing higher-pin-count devices and more devices per wafer.