Die stacking enables better chip performance in a small form factor, meeting the needs of smartphones, tablets, and other advanced devices. Though-silicon vias (TSVs) are moving into volume packaging production, as manufacturers work to solve challenges with reliability, cost and scaling. 2.5D, where interposers of silicon or glass are used, is seen as an intermediary step before full-blown 3D. This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.
Category Archives: 3D Integration
June 26, 2012 — Solid State Technology is hosting 3D and 2.5D Integration: A Status Report, airing live tomorrow at noon EST/9AM PST. The webcast is sponsored by EV Group (EVG) and ALLVIA, and is free for all attendees. This preview shares a sneak peek at
June 26, 2012 — Solid State Technology is hosting a free webcast, 3D and 2.5D Integration: A Status Report, airing live tomorrow at noon EST/9AM PST. A fourth presenter has just been announced, Brent Przybus, Senior Director, Product Line Marketing, Xilinx Inc.
3D and 2.5D Integration: A Status Report will cover through-silicon via (TSV) formation, interposers, and other die stacking methods. What is the present status of these advanced packaging technologies?
Przybus will present
June 25, 2012 – BUSINESS WIRE — Materials supplier Dow Corning will collaborate with semiconductor processing tool supplier SUSS MicroTec on a temporary bonding process (materials and equipment) for through-silicon vias (TSV) in high-volume advanced semiconductor packaging.
Comprised of both an adhesive and release layer, the Dow Corning silicon-based material is optimized for simple processing with a bi-layer spin coating and bonding process. Combined with SUSS MicroTec equipment, the total solution offers the benefits of simple bonding using standard manufacturing methods and provides compatibility with thermal and chemical requirements for via-middle and interposer TSV processing, as well as faster room-temperature de-bonding required for advanced packaging applications.
Also read: Imec’s via-middle TSV fab ‘reveals’
Dow Corning provides performance-enhancing silicones and silicon-based technology and innovation. Dow Corning is equally owned by The Dow Chemical Company and Corning, Incorporated. Learn more at dowcorning.com.
The S
June 25, 2012 — Solid State Technology will present 3D and 2.5D Integration: A Status Report on June 27, free for all attendees. William Chen, ASE, will join speakers David McCann, GLOBALFOUNDRIES and E. Jan Vardaman, TechSearch International. The webcast is sponsored by EV Group (EVG) and ALLVIA.
3D and 2.5D Integration: A Status Report will cover through-silicon via (TSV) formation, interposers, and other die stacking methods. What is the present status of these advanced packaging technologies?
Now, William Chen, senior technical advisor, Advanced Semiconductor Engineering Inc. (ASE US Inc.), had been added to the speaker list for this webcast. ASE is a leading semiconductor assembly and test services (SATS) provider, headquartered in Taiwan. William Chen recently spoke at The ConFab 2012, where he discussed the rise of
In a webcast scheduled for June 27th at 1:00 Eastern, 11:00 Pacific, David McCann of GLOBALFOUNDRIES will provide a status report on advanced packaging and 3D integration. McCann is responsible for Packaging R&D and back-end strategy and implementation at GLOBALFOUNDRIES. He will address what has recently changed, technology challenges, technology solutions, the “new” supply chain, and design for yield. He will describe the increasingly important role that foundries have played as the industry has evolved from wire bond and flip chip connections to Pb-free bumping and wafer level packaging and now to through silicon vias and interposers.
“Previously, companies in incremental steps of the supply chain could develop products relatively independently,” he notes. “Now they must work together to create solutions, or fail their common customers. Although the shortest path to market may be for the foundry to do everything in-house, the path to the best solutions that will enable competitive costs and high volume adaption will be flexible supply chains with collaborative partnering, flexibility, and transparency.”
Prior to GLOBALFOUNDRIES, David worked at Amkor Technology for 11 years, most recently leading the BGA, Flip Chip and MEMS product groups. He was responsible for extensions of package technology, bump, applications, and business performance. Prior to this, Dave was responsible for the fcBGA and fcCSP business group at Amkor. He led cross-functional teams in various areas including networking product strategy, mobile product development, large die/lead free flip chip development, and wafer level product strategy. David worked closely with Amkor factories in Asia.
Prior to Amkor, David worked at Biotronik, GmbH in Portland, OR. Biotronik is a developer and manufacturer of implanted medical devices including defibrillators and pacemakers. David worked at Biotronik for 9 years and had various roles in Production, Process Engineering, Product Engineering, and Flip Chip implementation. His last role at Biotronik was leading the assembly, interconnect, and product transition from wire bond to flip chip.
David has supported the Electronic Component and Technology Conference for more than 10 years. This year he is Conference General Chair.
Read McCann’s comments on ECTC is our report, ECTC: Focus on 3D integration and TSVs.
Register now for the free webcast: 3D and 2.5D Integration: A Status Report.
June 18, 2012 — The Defense Advanced Research Projects Agency’s (DARPA
June 15, 2012 — San Diego, CA, hosts the annual ECTC (Electronic Component Technology Conference) every three years. Attendance at this year
June 12, 2012 – BUSINESS WIRE — UltraSource Inc., thin film circuits and ceramic interconnect device supplier, announced CopperVia, a process that fills vias with pure copper to yield low-cost, high-conductivity, reliable electrical and thermal interconnects in ceramic thin film circuit substrates.
The CopperVia process is based on the existing patented UltraVia process. CopperVia virtually eliminates epoxy or solder bleed-through while maximizing thermal and electrical conductivity and reliability. It can be used in planar, 2.5D, 3D, and multilayer thin film circuitry.
Solid filled vias provides a low inductance, microwave grounding path, allowing high performance RF circuits to be assembled in a thermally efficient surface mount configuration.
June 12, 2012 — Electronics manufacturing and design services provider ESCATEC added package-on-package (PoP) capability at its Heerbrugg, Switzerland, facility, adding a dipping unit for ball grid array (BGA) packages on its Siplace assembly line.
 |
| Figure 1. PoP stack before soldering. |
The dipping unit wets about 50% of each ball on the package with paste/flux. Before reflow, both BGA components are stacked on each other and then both are soldered in one process step. During the soldering, the upper device sinks down, eliminating any gap between the stacked packages in the final assembly.
 |
| Figure 2. PoP stack after flow soldering. |
Verification of accurate bonding between the layers of the PoP stack is checked using X-Ray inspection. Darker balls in Figure 3 are from the upper BGA and lighter balls are from the lower BGA.
 |
| Figure 3. Xray of PoP stack. |